Abstract. In this work, we investigate the effect of borosilicate glass (BSG) as gate dielectric on dielectric/4H-SiC interface traps and channel mobility in 4H-SiC MOSFETs. The interface trap characterization by − s analysis and I-V characterization show much lower fast interface trap density (D it ) as well as significant improvement of channel mobility on devices with BSG than that on devices with NO anneal. In addition, the results indicate interface trap density decreases with increasing B concentration at the interface of BSG/4H-SiC, which in turn, results in higher channel mobility with higher B concentration.
Introduction
SiC is a very promising material that meets the need of power devices due to its wide bandgap, high thermal conductivity and high breakdown field. However, the poor quality of the interface in SiC MOS devices is still a challenge for the development of power devices due to charge traps either in oxide or at the SiO 2 /SiC interface [1, 2] . These interface traps cause low channel mobility and possible device stability issues. Various interface treatments have been proposed to improve the interface quality beyond post oxidation annealing by NO [3] . It has been reported a high channel mobility in a wide range of transverse electric fields can be obtained by using borosilicate glass (BSG) as the gate dielectric for 4H-SiC MOSFETs due to significant passivation of interface traps by B [4] [5] [6] [7] [8] . In this work, in order to investigate the correlation between B concentration at the interface of SiO 2 /SiC, interface trap density and channel mobility, we fabricated lateral 4H-SiC MOSFETs with various B concentrations. The results show higher B concentration at the interface produces lower fast interface trap density as well as higher channel mobility due to more trap passivation effect. This is consistent with the correlation between channel mobility and fast trap density on NO annealed MOSFETs as reported in [9] as well as in phosphosilicate glass gated devices [10] .
Experimental
Long channel [200 um (length) x 200 um (width)] lateral MOSFETs were fabricated on 4°-off Si-face (0001) p-type 4H-SiC epitaxial layers doped at ~1x10 16 cm -3 . Following implantation of high concentration nitrogen (~10 20 cm -3 ) in the source-drain regions, post implantation activation annealing at 1650°C using a graphitic carbon cap layer was carried out. BSG gate dielectrics were formed by two methods: (1) B diffusion into thermally grown SiO 2 using a planar diffusion source (PDS) (Techneglas, GS-139) in a gas mixture of Ar (50 sccm) and O 2 (5 sccm) at 950°C; (2) Plasma-enhanced chemical vapor deposition (PECVD) processed at Cornell University on a thin interlayer SiO 2 on SiC. Without the interlayer, the PECVD samples were too leaky. After BSG formation, Mo and Ni were sputtered as the gate and the source/drain contact metals followed by ohmic contact annealing at 800°C in Argon. Samples with thermal oxide were annealed in NO at 1175°C for reference. Samples that received boron annealing by PDS are referred to as 'PDS BSG' and the samples that underwent PECVD are referred to as 'PECVD BSG'. A summary of the samples with various processes is shown in Table 1 . 'PDS BSG 1' and 'PDS BSG 2' are from different boron annealing runs under the same condition. The result difference between 'PDS BSG 1' and 'PDS BSG 2' is due to the uncontrolled run to run variation.
Results and Discussion
The interface trap density (D it ) was characterized by simultaneous high-frequency (100 kHz) and quasi-static C-V measurements on MOS capacitors at room temperature. This technique severely underestimates D it near E C due to its limit for detecting fast traps that are able to respond to frequencies above 1 MHz [11] . Therefore, the − method was applied to extract D it by analyzing the deviation of the measured quasi-static C-V with the theoretically calculated high-frequency C-V [12] . Fig. 1 shows the comparison of D it extracted by both conventional high-low C-V and − method on all the companion capacitors. A big difference of D it between the high-low and − methods was observed for the standard 'NO' and the 'PECVD BSG' while the difference was significantly smaller for the 'PDS BSG'. This result indicates that the 'PDS BSG' process is more effective for reducing fast traps due to the lack of high temperature nitridation [11] . In addition, the result of D it from − analysis shows that 'PDS BSG' results in lower D it than 'PECVD BSG' and NO. Figure 2 shows the field-effect mobility (µ fe ) characteristics extracted from I D -V G measurement at a small fixed drain voltage (V D = 25 mV) at room temperature on MOSFETs fabricated with different processes. The enhanced µ fe for 'PDS BSG' MOSFETs than NO annealed MOSFETs in a wide range of transverse electric fields is due to lower interface fast trap density. The µ fe of 'PECVD BSG' MOSFETs is lower than that of NO devices as a consistency with the higher fast D it in 'PECVD BSG' extract by − analysis. The mechanism of B passivation has been suggested to be stress relaxation of SiO 2 by B doping [4] . This is consistent with the proposed atomic-scale mechanism where B at the interface occupies a Si site instead of a C site due to the lower electronegativity of Si and results in a reduction of the required oxygen bonds therefore relaxing oxide stress [13] . 
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Secondary ion mass spectrometry (SIMS) measurement was carried out with O 2 ions as the primary beam on companion MOS capacitors after stripping the gate metal to investigate B distribution profile in both SiO 2 and SiC. The results, as shown in Fig. 3 , indicate that B distributes throughout the oxide and decreases as it reaches SiC on all the samples. The B atomic percentages in the bulk of the oxide and at the interface were both estimated from SIMS for 'PDS BSG 1', 'PDS BSG 2' and 'PECVD BSG'. The interface is defined by the location where is half of the maximum intensity of detected Si. The estimated B concentration along with interface trap density extracted by − analysis and corresponding field-effect mobility is summarized in Table 2 . These results indicate that the higher B concentration at the interface results in lower interface fast trap density and higher channel mobility while the B concentration in the bulk of the oxide does not seem to be the dominant factor for interface trap density and channel mobility. It is worth pointing out that the B profile in SiC is not accurate due to the knock-on effect during SIMS measurement. Therefore, additional SIMS measurement was also carried out after stripping oxide on the companion capactor of 'PDS BSG 1' to investigae the real B distribution in SiC. Fig. 4 shows B penetrates ~40 nm into SiC down to the detection limit of 3x10 14 cm -3 . Most of the B is confined to the top ~10 nm with total dose of ~2x10 13 cm -2 , but only a very small fraction is expected to be electrically active by annealing at 950°C in the top ~10 nm of SiC. It would introduce errors in the D it analysis by − , but the error would be minimal at energies below flat-band. 
Summary
In this work, the effect of BSG gate dielectric on channel transport of lateral 4H-SiC MOSFETs has been investigated. − analysis indicates a significantly lower D it with 'PDS BSG' at BSG/4H-SiC interfaces compared to nitrided SiO 2 /4H-SiC interfaces. Improvement of channel mobility over a wide range of transverse electric fields compared to standard NO annealed MOSFETs was achieved by 'PDS BSG'. These results are consistent with a mechanism where interfacial B significantly reduces the density of fast traps and improves the channel mobility. In addition, the correlation between B concentration, interface trap density and channel mobility has been investigated as well. The results show that interface trap density decreases with increasing B concentration, which in turn, results in higher channel mobility with higher B concentration. The results reported in this paper highlight the advantage of BSG gate dielectric for 4H-SiC MOSFETs from the point of view of channel mobility. Further study on the stability of BSG will be carried out for the utilization of this promising gate dielectric on power devices.
